


Name: Prof. Wolff

Email: _____

1. Given the following schematic (study Wakerly p410-p413)



(a) Give the Truth Table for a, b, w, u and f .

a	b	x	w	u	f	\bar{b}
0	0	0	1	1	1	1
0	1	1	1	1	0	0
1	0	0	0	1	1	1
1	1	1	0	1	0	0

(b) Give the structural boolean expression of w, u and f :

$$w = a \oplus 1$$

$$u = a \oplus w = a \oplus (a \oplus 1) \neq 1 \text{ or } \bar{a}$$

$$f(a,b) = u \oplus x = (a \oplus (a \oplus 1)) \oplus (b \oplus 0)$$

(c) Re-write as a structural VHDL expression:

$$f <= (a \text{ XOR } (a \text{ XOR } 1)) \text{ XOR } (b \text{ XOR } 0)$$


(d) Re-write as a structural C++/JAVA expression using bitwise operators:

$$f = (a \wedge (a \wedge 1)) \wedge (b \wedge 0)$$

(e) Looking at the Truth Table, what is the simplest Boolean expression

$$f(a,b) = \bar{b}$$

2. Given the following logic circuits with inputs a, b and c (study Wakerly page 126, 385-387)



(a) Give the truth table for f_1 and f_2 showing g , h , k and m . Calculate the outputs g and h as if they were not connected together in f_1 . Calculate f_1 as with g and h connected as a single wire.

c	a	b	upper gate	lower gate	g	h	f_1	$k = c \cdot a$	$m = \bar{c} \cdot b$	$f_2 = k + m$
0	0	0	dis	en	z	0	0	0	0	0
0	0	1	dis	en	z	1	1	0	1	1
0	1	0	dis	en	z	0	0	0	0	0
0	1	1	dis	en	z	1	1	0	1	1
1	0	0	en	disabled	0	z	0	0	0	0
1	0	1	en	disabled	0	z	0	0	0	0
1	1	0	en	disabled	1	z	1	1	0	1
1	1	1	en	disabled	1	z	1	1	0	1

(b) Are f_1 and f_2 functionally (behaviourally) the same? Yes or No.
 Are f_1 and f_2 structurally the same? Yes or No.

4. Do the following Wakerly problems (Due on Thursday)

(a) 3.14, page 185

(a) 3.59, page 188

(a) 3.60, page 188

(a) 3.61, page 188

(a) 3.62, page 188

Review

NMOS, n-channel, $V_g - V_s > V_t$ is ON

PMOS, p-channel, $V_g - V_s < V_t$ is ON

if $V_t = 0$ then


$V_g > V_s$ or $V_{gs} > 0$ is ON for NMOS

$V_g < V_s$ or $V_{gs} < 0$ is ON for PMOS

3.14




2 trans




4 trans.

} Inverter has fewer for CMOS technology

3.59



NAND




attempt #1 = 8 transistors

In Figure 3-22, OAI

page 95



let $A = a$
 $B = 0 = \text{ground} (Q4, Q3)$
 $C = b$
 $D = c$

then replace $Q4$ with a wire from Drain to Source
remove $Q3$ the NMOS



attempt #2 = 6 transistors
 because if we ground (=0) the input we can replace the NMOS with open and the PMOS with a wire

3.60



In Figure 3-20, AOI-gate, page 94

let $A=1$
 $B=a$
 $C=b$
 $D=\bar{c}$



then

$A=1$ means the NMOS at Q1 is always ON and the PMOS at Q2 is always OFF


So replace Q1 with a wire from drain to source
 remove Q2 the PMOS

3.61

	a	b	z
$\bar{A}\bar{B}$	0	0	0
$\bar{A}B$	0	1	1 = $\bar{A}B$
$A\bar{B}$	1	0	0
AB	1	1	0



cancel Demorgan



3.62

	a	b	z	\bar{z}
$\bar{a}b$	0	0	1	0
$\bar{a}\bar{b}$	0	1	1	0
$a\bar{b}$	1	0	0	$1 = a\bar{b} = \bar{z}$
ab	1	1	1	0

$$\bar{z} = a\bar{b}$$

$$z = \overline{a\bar{b}}$$

