

Homework for Wednesday April 5, 2000



- 1. Convert the RISCEE 1 Architecture into a pipeline Architecture (like Figure 6.30) (showing the number data and control bits).**
- 2. Build the control line table (like Figure 6.28) for the RISCEE3 pipeline architecture for RISCEE1 instructions: (addi, subi, load, store, beq, jmp, jal).**
- 3. Homework 6.23, p534**
- 4. Homework 6.24, p534**

Lecture

A horizontal yellow brushstroke with a textured, painterly appearance, spanning most of the width of the slide.

Computer Architecture and Engineering

Pipeline Control,

Data Hazards

and Branch Hazards

Models

Single-cycle model (non-overlapping)

- Each instruction executes in a single cycle
- Every instruction and clock-cycle must be **stretched to the slowest instruction** (p.438)

Multi-cycle model (non-overlapping)

- Each instruction executes in variable number of cycles
- The clock-cycle must be **stretched to the slowest step**
- Ability to share functional units within the execution of a single instruction

Pipeline model (overlapping)

- Each instruction executes in several cycles
- The clock-cycle must be **stretched to the slowest step**
- Gains efficiency by overlapping the execution of multiple instructions, increasing hardware utilization. (p. 377)

Overhead

Single-cycle model

- 8 ns Clock (125 MHz), (non-overlapping)
- 1 ALU + 2 adders
- 0 Muxes
- 0 Datapath Register bits (Flip-Flops)

Multi-cycle model

- 2 ns Clock (500 MHz), (non-overlapping)
- 1 ALU + Controller
- 5 Muxes
- 160 Datapath Register bits (Flip-Flops)

Pipeline model

- 2 ns Clock (500 MHz), (overlapping)
- 2 ALU + Controller
- 4 Muxes
- 373 Datapath Register bits (Flip-Flops)

Pipeline Designing



- **What makes it easy**

- all instructions are the same length
- just a few instruction formats
- memory operands appear only in loads and stores

- **What makes it hard?**

- structural hazards: suppose we had only one memory
- control hazards: need to worry about branch instructions
- data hazards: an instruction depends on a previous instruction

Pipeline Hazards



Pipeline hazards

- **Solution #1 always works: stall, delay & procrastinate!**

Structural Hazards (i.e. fetching same memory bank)

- **Solution #2: partition architecture**


Control Hazards (i.e. branching)

- **Solution #1: stall! but decreases throughput**
- **Solution #2: guess and back-track**
- **Solution #3: delayed decision: delay branch & fill slot**

Data Hazards (i.e. register dependencies)

- **Worst case situation**
- **Solution #2: re-order instructions**
- **Solution #3: forwarding or bypassing: delayed load**

Ideal Pipelining





**Assume instructions
are completely independent!**

Maximum Speedup \leq Number of stages

Speedup $\leq \frac{\text{Time for unpipelined operation}}{\text{Time for longest stage}}$

Recap: Graphically Representing Pipelines





**Datapath
Registers**

Figure 6.25

Pipeline Control: Controlpath Register bits




Figure 6.29

Pipeline Control: Controlpath Register bits

Figure 5.20, Single Cycle

Instruction	Reg Dst	ALU Src	Mem Reg	Reg Wrt	Mem Red	Mem Wrt	Bra-nch	ALU op1	ALU op0
R-format	1	0	0	1	0	0	0	1	0
lw	1	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

Figure 6.28

Instruction	ID / EX control lines				EX / MEM control lines			MEM / WB cntrl lines	
	Reg Dst	ALU Op1	ALU Op0	ALU Src	Bra-nch	Mem Red	Mem Wrt	Reg Wrt	Mem Reg
R-format	1	1	0	0	0	0	0	1	0
lw	1	0	0	1	0	1	0	1	1
sw	X	0	0	1	0	0	1	0	X
beq	X	0	1	0	1	0	0	0	X

Overhead

Single-cycle model

- 8 ns Clock (125 MHz), (non-overlapping)
- 1 ALU + 2 adders
- 0 Muxes
- 0 Datapath Register bits (Flip-Flops)

Multi-cycle model

- 2 ns Clock (500 MHz), (non-overlapping)
- 1 ALU + Controller
- 5 Muxes
- 160 Datapath Register bits (Flip-Flops)

Pipeline model

- 2 ns Clock (500 MHz), (overlapping)
- 2 ALU + Controller
- 4 Muxes
- 373 Datapath + 16 **Controlpath** Register bits (Flip-Flops)

Pipeline Datapath and Controlpath





Figure 6.30

Figure 6.31a






Figure 6.31b


IF: and \$12, \$4, \$5

ID: sub \$11, \$2, \$3

EX: lw \$10, ...

MEM: before<1>

WB: before<2>



Clock 3

Figure 6.32

Figure 6.32b




Figure 6.33





Figure 6.34





Figure 6.35



Pipeline Datapath and Controlpath

Clock	<IF/ID>	<ID/EX>	<EX/MEM>	<MEM/WB>
	<PC, IR>	<PC, A, B, S, Rt, Rd>	<PC, Z, ALU, B, R>	<MDR, ALU, R>
0	<0,?>	<?,?,?,?,??>	<?,?,?,?,??>	<?,?,?>
1	<4,lw \$10,20(\$1)>	<0?,?,?,?,??>	<?,?,?,?,??>	<?,?,?>
2	<8,sub \$11,\$2,\$3>	<4,C\$1,C\$10,20,\$10,X>	<0?,?,?,?,??>	<?,?,?>
3	<12,and \$12,\$4,\$5>	<8,C\$2,C\$3,X,\$3,\$11>	<84,0,23,8,\$10>	<?,?,?>
4	<16,or \$13,\$6,\$7>	<12,C\$4,C\$5,X,\$5,\$12>	<X,1,0,4,\$11>	<9,23,\$10>
5	<20,add \$14,\$8,\$9>	<16,C\$6,C\$7,X,\$7,\$13>	<X,0,1,7,\$12>	<9,23,\$10>

Contents of Register 1 = C\$1 = 3; C\$2=4; C\$3=4; C\$4=6; C\$5=7; C\$10=8; ... Memory[23]=9;
 Formats: add \$rd,\$rs=A,\$rt=B; lw \$rt=B,@(\$rs=A)