EECS 316 Computer Design _ 1.0 328,70 7.867 30 -201.5 12 12 1 1 12 1 2 2.2 D NAV 30 32 33 34 00:E0 50 < 810 RPM 89 03500 THREAT WARNING **Ada**th CINTL CRM RWS NRM OVRD CTRL Ó. П П m 009 23 009 23 r, $(\mathbf{p})_{\mathbf{s}}$ -0 йын зырангар SMSDOLT

 $\langle \hat{\mathbf{G}} \rangle$

ECIM

BITRE

MASTERARM 🕥 off

SIMULATE.

FLIGHT COMMANDS

BUDDY SPIKE

WEAPONS FREE 5 WEAPONS HOLD **6 CHECK YOUR SIX** T CLEAR MY SIX

Instructor: Francis G. Wolff wolff@eecs.cwru.edu

+Chris Papachristou Case Western Reserve University

Review: Tri-State buffer



ARCHITECTURE Buffer3 OF TriStateBuffer IS BEGIN

WITH oe SELECT y <= x WHEN '1', -- Enabled: y <= x; 'Z' WHEN OTHERS; -- Disabled: output a tri-state

Review: ROM: 4 bit Read Only Memory



Review: ROM: 4 bit Read Only Memory



Component Declaration/Instance relationship



Component Port relationship



Full Adder: Architecture



ARCHITECTURE adder_full_arch OF adder_full IS

BEGIN

Sum <= (x XOR y) XOR Cin; Cout <= (x AND y) OR (Cin AND (x XOR y));

END;

adder_full.vhd: complete file

LIBRARY IEEE; use IEEE.std_logic_1164.all;

ENTITY adder_full IS PORT (x, y, Cin: IN std_logic; Sum, Cout: OUT std_logic); END;

ARCHITECTURE adder_full_arch OF adder_full IS

BEGIN

Sum <= (x XOR y) XOR Cin;

Cout <= (x AND y) OR (Cin AND (x XOR y));</pre>

END;

CONFIGURATION adder_full_cfg OF adder_full IS FOR adder_full_arch END FOR; END CONFIGURATION;

Starting Synopsys environment

• if remote: telnet host.ces.cwru.edu or ssh host.ces.cwru.edu

host is one of: pluto2 saturn2 uranus mars2 mercury2 earth

- note: you can have several sessions of telnet/ssh from your computer
- logon
- if local: Open a console window
- if local: click rightmost mouse button, select hosts, then this host
- Start typing within the console window
- Start the cshell: /bin/csh
- Change your directory to Synopsys: cd ~/SYNOPSYS
- Source the synopsys executable paths and environment
 - source /local/eda/synopsys_setup.csh

VHDL analyzer: vhdlan

The vhdl analyzer analyzes the the vhdl for syntax errors

Unix command: vhdlan –NOEVENT <filename.vhd>

Must be done to every vhdl file in the design

For example:

> vhdlan _NOEVENT adder_full.vhd

Synopsys 1076 VHDL Analyzer Version 2000.06--May 24, 2000

Copyright (c) 1990-2000 by Synopsys, Inc. ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys, Inc. and may be used and disclosed only as authorized in a license agreement controlling such use and disclosure.

Synthesis: Debugging syntax errors

Open a telnet host terminal #1 (or telnet) window and Enter the generic_mux.vhd using an ascii editor:

vi adder_full.vhd

i	i for insert mode
• • • •	enter code
ESC	Escape key to exit insert mode
:w	write the file but do not exit

Open another telnet host terminal #2 (or telnet) window and run vhdlan for syntax errors.

vhdlan –NOEVENT adder_full.vhd

Use the editor in telnet host #1 to to fix the errors then write (:w) then in telnet host #2 type !vh to reanalyze the vhdl source code until there are no more errors.

VHDL Simulator: vhdlsim

Unix command: vhdlsim <vhdl_configuration_name>

Starts the text based vhdl simulator

For example:

Simulator command line prompt #

> vhdlsim adder_full_cfg
Synopsys 1076 VHDL Simulator Version 2000.06-- May 24, 2000

Copyright (c) 1990-2000 by Synopsys, Inc. ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys, Inc. and may be used and disclosed only as authorized in a license agreement controlling such use and disclosure.

VHDL Simulator list components: Is

vhdlsim list command: Is [-type] [-value]

- lists the vhdl component types and data values
- After reading in the adder_full.vhd design, a list will show

```
# Is
ADDER_FULL STANDARD ATTRIBUTES
STD_LOGIC_1164 _KERNEL
```

#ls -type	
ADDER_FULL	COMPONENT INSTANTIATION STATEMENT
STANDARD	PACKAGE
ATTRIBUTES	PACKAGE
STD_LOGIC_1164	PACKAGE
_KERNEL	PROCESS STATEMENT
#	

VHDL Simulator change directory: cd and pwd

vhdlsim cd command: cd <component_path> cd .. pwd

- cd change design hierarchy (cd .. go up a level)
 pwd display present working directory
- # cd ADDER_FULL # pwd /ADDER_FULL

Alternately, using full paths # Is -type /ADDER_FULL

- # Is -type X IN PORT type = STD_LOGIC
- Y IN PORT type = STD_LOGIC CIN IN PORT type = STD LOGIC
- $SUM \qquad OUT PORT type = STD_LOGIC$
- SUM OUT PORT type = STD_LOGIC
- COUT OUT PORT type = STD_LOGIC
- _P0 PROCESS STATEMENT

VHDL Simulator assign signal: assign

vhdlsim command: assign [-after <time>] <value> <signal>



VHDL Simulator run simulation: run



VHDL Simulator include

vhdlsim command: include [-e] <filename.vhdlsim>

- Reads and executes vhdlsim commands from a file
- -e will displays the lines as it reads them in

For example, the file adder_full.vhdlsim contains:



VHDL Simulator include using full path names

For example, adder_full.vhdlsim using full path names:

```
assign '1' /ADDER_FULL/X
assign '1' /ADDER_FULL/Y
assign '0' /ADDER_FULL/Cin
Is -value /ADDER_FULL >adder_full.run
run
Is -value /ADDER_FULL >>adder_full.run
exit
```

VHDL Simulator trace

vhdlsim command: trace <signals>

- Traces vhdl signals on GUI Synopsys Waveform Viewer
- To best view signals a time element must be added
- Use View => Full Fit in order to fully view the signals

For example,

cd ADDER_FULL assign -after 5 '1' X assign -after 5 '1' Y assign -after 5 '0' Cin trace X Y Cin Sum Cout Is -value run Is -value exit

VHDL Simulator: abstime, step, next, status

vhdlsim command: abstime

- display the current absolute simulation time so far
- vhdlsim command: step [<n steps>]
 - step through each vhdl statement, default n=1
- vhdlsim command: next [n steps]
 - step through each vhdl statement within current arch
- vhdlsim command: status
 - show current simulation status

VHDL Simulator: where, environment, restart

vhdlsim command: where

displays where the process and event stacks

- vhdlsim command: environment
 - displays the simulator environmental variables

- vhdlsim command: restart
 - restart the simulation using all previous commands
 - Clean restart: restart /dev/null

VHDL Simulator: help

vhdlsim command: help [<simulator_command>]

- simulator command help: help ls
- # help step
 Subject: STEP
 Syntax: STEP [n]
- STEP executes the next "n" lines of VHDL source code. If you omit the argument "n", it executes a single line.
- STEP enters functions and procedures.
- STEP does not count or stop on lines that are monitored by an OFF monitor.

VHDL Simulator: unix shell, exit, quit, slist

- vhdlsim command: !<unix command>
 - Execute a unix shell command: !ls
- vhdlsim command: exit
 - exit the simulator
- vhdlsim command: quit
 - quit the simulator

- vhdlsim command: slist [entity name]
 - display the current source or entity name read in

adder_full_tb.vhd: full adder test bench



Stimulus Only Test Bench Entity The output of the testbench will be observe by the digital waveform of the simulator.

LIBRARY IEEE; use IEEE.std_logic_1164.all;

ENTITY adder_full_tb IS PORT (Sum, Cout: END;

OUT std_logic);

adder_full_tb.vhd: architecture

- ARCHITECTURE adder_full_tb_arch OF adder_full_tb IS
 - COMPONENT adder_full PORT (x, y, Cin: IN std_logic; Sum, Cout: OUT std_logic); END COMPONENT;
 - SIGNAL x, y, Cin: std_logic;
- BEGIN
 - x <= '0', '1' after 50 ns, '0' after 100 ns; --Test Input
 - y <= '1', '1' after 50 ns, '0' after 100 ns;
 - Cin <= '0', '1' after 50 ns;
 - UUT_ADDER: adder_full PORT MAP(x, y, Cin, Sum, Cout);
- END:
- CONFIGURATION adder_full_tb_cfg OF adder_full_tb IS FOR adder_full_tb_arch END FOR; END CONFIGURATION;

VHDL Simulator: test bench

Unix> vhdlan –NOEVENT adder full.vhd Unix> vhdlan -NOEVENT adder full tb.vhd Unix> vhdlsim adder_full tb cfg **#** ADDER_FULL_TB STANDARD ATTRIBUTES STD LOGIC 1164 KERNEL **# cd ADDER FULL TB #|s** P2 ADDER FULL Y _**P0** SUM UUT ADDER X P1 COUT CIN **#**Is -type OUT PORT type = STD LOGIC SUM OUT PORT type = STD LOGIC COUT UUT_ADDERCOMPONENT INSTANTIATION ADDER_FULL **COMPONENT** SIGNAL type = STD LOGIC Χ

VHDL Simulator: run 10 ns

#ls -value	
SUM	'U'
COUT	'U'
X	'U'
Υ	'U'
CIN	'U'
# run 10	
10 NS	
#ls -value	
SUM	'1'
COUT	'0'
X	'0'
Y	'1'
CIN	'0'

VHDL Simulator: run 60 ns (go passed 50ns)

# run 60		
70 NS		
#ls –value		
SUM	'1'	
COUT	'1'	
X	'1'	
Υ	'1'	
CIN	'1'	
# quit		
-		

VHDL Simulator GUI: vhdldbx

Unix command: vhdldbx <vhdl_configuration_name> &

- Starts the VHDL GUI version of vhdlsim
- Does everything vhdlsim does via menus
- Use the trace command to view signals
 - First mark the variable with the mouse
 - Then traces -> signals

Assignment #3 (1/3)

a) Test the vhdl code of assignment #2.3 1-bit alu and then run it using vhdlan and vhdlsim. Write a two useful test cases for each function (i.e. show one with carry and another without carry). Hand in the source files and session using the Unix script command (see next page).

<u>function f</u>	<u>ALU bit operation</u> \longrightarrow x ALU S
000	S = 0; Cout = 0
001	S = x C f
010	S = y; Cout =1;
011	S = Cin; Cout = x
100	S = x OR y; Cout=x;
101	S = x AND y; Cout=x;
110	(Cout, S) = x + y + Cin; (component)
111	(Cout, S) = full subtractor (component)

Assignment #3 (2/3)

- 1) logon...
- 2) /usr/bin/script assign3_a.txt
- 3) /bin/csh
- 4) cd ~/SYNOPSYS
- 5) source /local/eda/synopsys_setup.csh
- 6) cat alu_bit.vhd
- 7) vhdlan –NOEVENT alu_bit.vhd
- 8) vhdlsim alu_bit_cfg
- 9) ...test bench commands "assign","Is -value", ...
- 10) exit
- 11) exit
- 12) lpr assign3_a.txt

Assignment #3 (3/3)

b) Write a vhdl test bench to the vhdl code of 3a 1-bit alu and then run it using vhdlan and vhdlsim. Use the same test cases from part a. Hand in the source files and session using the Unix script command as follows:

- 1) logon...
- 2) /usr/bin/script assign3_b.txt
- 3) /bin/csh
- 4) cd ~/SYNOPSYS
- 5) source /local/eda/synopsys_setup.csh
- 6) cat alu_bit.vhd
- 7) cat alu_bit_tb.vhd
- 8) vhdlan –NOEVENT alu_bit.vhd
- 9) vhdlan –NOEVENT alu_bit_tb.vhd
- 10) vhdlsim alu_bit_tb_cfg
- 11)NO "assign" commands
- 12) exit
- 13) exit