EECS 316 CAD Computer Aided Design

Delay models sto ulogic and with-select-when

Instructor: Francis G. Wolff wolff@eecs.cwru.edu

Chris Papachristou **Case Western** Reserve University

Review: Full Adder: Truth Table

- A Full-Adder is a Combinational circuit that forms the arithmetic sum of three input bits.
- It consists of three inputs (z, x, y) and two outputs (Carry, Sum) as shown.







Review: SIGNAL: Scheduled Event

SIGNAL

Like variables in a programming language such as C, signals can be assigned values, e.g. 0, 1

 However, SIGNALs also have an associated time value A signal receives a value at a specific point in time and retains that value until it receives a new value at a future point in time (i.e. scheduled event)

• The waveform of the signal is

a sequence of values assigned to a signal over time

• For example

wave <= '0', '1' after 10 ns, '0' after 15 ns, '1' after 25 ns;



Review: Full Adder: Architecture with Delay



Signal order: Does it matter? No



EECS 316



Delta Delay



- Default signal assignment propagation delay if no delay is explicitly prescribed
 - \odot VHDL signal assignments do not take place immediately
 - Delta is an infinitesimal VHDL time unit so that all signal assignments can result in signals assuming their values at a future time

о **Е.**д.

Output <= NOT Input;

-- Output assumes new value in one delta cycle

- Supports a model of concurrent VHDL process execution
 - Order in which processes are executed by simulator does not affect simulation output

Delta Delay An Example with Delta Delay



DARPA • D1-Servica

h freatmeture

Methodologic

Reinventing Electronic Design

A efficience



Copyright @ 1995-1998 RASSP E&F



Inertial Delay



Provides for specification propagation delay and input pulse width, i.e. 'inertia' of output: target <= [REJECT time expression] INERTIAL waveform; Inertial delay is default and REJECT is optional : Output <= NOT Input AFTER 10 ns; - Propagation delay and minimum pulse width are 10ns Input Output Input Output 5 10 15 20 2535 30 11

Copyright @ 1995-1998 RASSP ERF

Inverter model: lowpass filter (inertial)





Transport Delay



- Transport delay must be explicitly specified • I.e. keyword "TRANSPORT" must be used
- Signal will assume its new value after specified delay





Inertial and Transport Delay



Combinatorial Logic Operators

	-		•	
#	l ra	nsi	ista	ors

- 2 **NOT** z <= NOT (x); z<= NOT x;
- $2+2i \qquad \text{AND} \qquad z \le x \text{ AND } y;$
- $2i \qquad NAND \qquad z \le NOT (x AND y);$
- 2+2*i* OR z <= x OR y;
- $2i \qquad NOR \qquad z \le NOT (x OR Y);$
- 10
 XOR
 z <= (x and NOT y) OR (NOT x AND y);</th>

 z <= (x AND y) NOR (x NOR y); --AOI</td>
- 12XNOR $z \le (x \text{ and } y) \text{ OR (NOT } x \text{ AND } NOT y);$ $z \le (x \text{ NAND } y) \text{ NAND } (x \text{ OR } y);$ -OAI

Footnote: (i=#inputs) We are only referring to CMOS static transistor ASIC gate designs Exotic XOR designs can be done in 6 (J. W. Wang, IEEE J. Solid State Circuits, 29, July 1994)

Std_logic AND: Un-initialized value



SR Flip-Flop (Latch)



SR Flip-Flop (Latch)



Example: R <= '1', '0' after 10ns, '1' after 30ns; S <= '1';



Std_logic AND: X Forcing Unknown Value



The rising transition signal



Modeling logic gate values: std_ulogic

TYPE std_ulogic IS (-- Unresolved LOGIC

- 'Z', -- High Impedance (Tri-State)
- '1', -- Forcing 1
- 'H', -- Weak 1
- 'X', -- Forcing Unknown: i.e. combining 0 and 1
- 'W', -- Weak Unknown: i.e., combining H and L
- **'L', -- Weak 0**
- **'0', – Forcing 0**
- 'U', -- Un-initialized
- '-', -- Don't care



Multiple output drivers: Resolution Function

	U	Χ	0	L	Ζ	W	н	1	
U	U	U	U	U	U	U	U	ψ	U
Х	U	X	Χ	X	X	Χ	X	×	X
0 -	U	X	0	Û	Û	Û	Û	+ (X)	X
L	Suppose that						W	1	X
Z	the first gate outputs a 1						н	1	X
W	then	the	Secon	a gute	output		w	1	X
н	the mult-driver output is X X: forcing unknown value by						н	1	X
1		com	bining	1 and	0 toge	ether	1	1	X
-	U	Х	X	X	Х	X	X	X	X

Multiple output drivers: Resolution Function



• Note the multi-driver resolution table is symmetrical

Resolution Function: std_logic buffer gate



Resolving input: std_logic AND GATE



Process each input as an unresolved to resolved buffer.

- Then process the gate as a standard logic gate { 0, X, 1, U }
- For example, let's transform z <= 'W' AND '1';
 - z <= 'W' AND '1'; -- convert std_ulogic 'W' to std_logic 'X'
 z <= 'X' AND '1'; -- now compute the std_logic AND
 z <= 'X';</pre>

2-to-1 Multiplexor: with-select-when



4-to-1 Multiplexor: with-select-when





As the complexity of the combinatorial logic grows, the SELECT statement, simplifies logic design but at a loss of structural information

Note the comma after WHEN



with-select-when: 2 to 4-line Decoder



Tri-State buffer



ARCHITECTURE Buffer3 OF TriStateBuffer IS BEGIN

WITH oe SELECT y <= x WHEN '1', -- Enabled: y <= x; 'Z' WHEN OTHERS; -- Disabled: output a tri-state

END;

Inverted Tri-State buffer



ARCHITECTURE Buffer3 OF TriStateBufferNot IS BEGIN

WITH oe SELECT y <= NOT(x) WHEN '1', - Enabled: y <= Not(x); 'Z' WHEN OTHERS; - Disabled

ROM: 4 byte Read Only Memory



ROM: 4 byte Read Only Memory



Component Declaration/Instance relationship



Component Port relationship



Assignment #2 (Part 1 of 3)



- 1) Assume each gate is 5 ns delay for the above circuit.
- (a) Write entity-architecture for a inertial model
- (b) Given the following waveform, draw, R, S, Q, NQ (inertial) R <= '1', '0' after 25 ns, '1' after 30 ns, '1' after 50 ns;
 S <= '0', '1' after 20 ns, '0' after 35 ns, '1' after 50 ns;
- (c) Repeat (b) but now assume each gate is 20 ns delay
- (d) Write entity-architecture for a transport model
- (e) Given the waveform in (b) draw, R, S, Q, NQ (transport) EECS 316

Assignment #2 (Part 2 of 3)



(2) Given the above two tri-state buffers connected together (assume transport model of 5ns per gate), draw X, Y, F, a, b, G for the following input waveforms:

X <= '1', '0' after 10 ns, 'X' after 20 ns, 'L' after 30 ns, '1' after 40 ns; Y <= '0', 'L' after 10 ns, 'W' after 20 ns, '0' after 30 ns, 'Z' after 40 ns; F <= '0', '1' after 10 ns, '0' after 50 ns;

Assignment #2 (Part 3 of 3)

3) Write (no programming) a entity-architecture for a 1-bit ALU. The input will consist of x, y, Cin, f and the output will be S and Cout. Make components for 1-bit add/sub. The input function f (with-select) will enable the following operations:

<u>function </u> f	ALU bit operation
000	$S = 0$; Cout = 0 \longrightarrow x ALU S
001	$S = x$ \rightarrow V C
010	S = y; Cout =1; C f
011	S = Cin; Cout = x
100	S = x OR y; Cout=x;
101	S = x AND y; Cout=x;
110	(Cout, S) = x + y + Cin; (component)
111	(Cout, S) = full subtractor (component)