
# EECS 318 CAD Computer Aided Design

# **LECTURE 3:** The VHDL N-bit Adder

Instructor: Francis G. Wolff wolff@eecs.cwru.edu Case Western Reserve University

## Full Adder: Truth Table


- A Full-Adder is a Combinational circuit that forms the arithmetic sum of three input bits.
- It consists of three inputs (z, x, y) and two outputs (*Carry*, *Sum*) as shown.



## **Combinatorial Logic Operators**



- AND  $z \le x \text{ AND } y;$
- NAND z <= NOT (x AND y);
- OR z <= x OR y;
- NOR  $z \le NOT(x \text{ OR } Y);$
- XOR  $z \le (x \text{ and } NOT y) \text{ OR } (NOT x \text{ AND } y);$
- XNOR  $z \le (x \text{ and } y) \text{ OR (NOT } x \text{ AND } NOT y);$



# **SIGNAL: Scheduled Event**

SIGNAL

Like variables in a programming language such as C, signals can be assigned values, e.g. 0, 1

• However, SIGNALs also have an associated time value


A signal receives a value at a specific point in time and retains that value until it receives a new value at a future point in time (i.e. scheduled event)

#### • The waveform of the signal is


a sequence of values assigned to a signal over time

#### • For example


wave <= '0', '1' after 10 ns, '0' after 15 ns, '1' after 25 ns;




### Full Adder: Architecture with Delay




## Signal order: Does it matter? No



## The Ripple-Carry n-Bit Binary Parallel Adder





CS150 Newton

6.2.10

# Hierarchical design: 2-bit adder

The design interface to a two bit adder is

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
ENTITY adder_bits_2 IS
PORT (Cin: IN std_logic;
a0, b0, a1, b1: IN std_logic;
S0, S1: OUT std_logic;
Cout: OUT std_logic
); END;
```

Note: that the ports are positional dependant (Cin, a0, b0, a1, b1, S0, S1, Cout)

## **Hierarchical design: Component Instance**



ARCHITECTURE ripple\_2\_arch OF adder\_bits\_2 IS

**COMPONENT** full\_adder

PORT (x, y, z; IN std\_logic; Sum, Carry: OUT std\_logic); END COMPONENT;

SIGNAL t1: std\_logic,

BEGIN FA1: full\_adder PORT MAP (Cin, a0, b0, S0, t1);

FA2: full\_adder PORT MAP (t1, a1, b1, s1, Cout);

**Component instance #1 called FA1** 

END;

**Component instance #2 called FA2** 

# **Positional versus Named Association**



FA1: full\_adder PORT MAP (Cin, a0, b0, S0, t1);

Named Association: signal => port\_name

FA1: full\_adder PORT MAP (Cin=>x, a0=>y, b0=>z, S0=>Sum, t1=>Carry);

#### FA1: full\_adder PORT

MAP (Cin=>x, a0=>y, b0=>z, t1=>Carry, S0=>Sum);


FA1: full\_adder PORT

MAP (t1=>Carry, S0=>Sum, a0=>y, b0=>z, Cin=>x);

## **Component by Named Association**

```
ARCHITECTURE ripple_2_arch OF adder_bits_2 IS
  COMPONENT full_adder
      PORT (x, y, z: IN std_logic; Sum, Carry: OUT std_logic);
  END COMPONENT;
  SIGNAL t1: std_logic; - Temporary carry signal
BEGIN
  -- Named association
  FA1: full_adder PORT
      MAP (Cin=>x, a0_{\pm}>y, b0=>z, S0=>Sum, t1=>Carry);
  -- Positional association
  FA2: Tull_adder PORT MAP (t1, a1, b1, s1, Cout);
END;
                     -- Comments start with a double dash
```

### Using vectors: std\_logic\_vector



ENTITY adder_bits_2 IS						
PORT	(Cin:	IN	std_logic	;		
	a, b:	IN	std_logic	<pre>c_vector(1</pre>	downto 0);	
	<b>S</b> :	OUT	'std_logic	c_vector(1	downto 0);	
	Cout:	OUT	std_logic	;		
); END;						

# 2-bit Ripple adder using std\_logic\_vector

 Note, the signal variable usage is now different: a0 becomes a(0)

ARCHITECTURE ripple\_2\_arch OF adder\_bits\_2 IS

**COMPONENT** full\_adder

PORT (x, y, z: IN std\_logic; Sum, Carry: OUT std\_logic); END COMPONENT;

SIGNAL t1: std\_logic; -- Temporary carry signal

BEGIN

FA1: full\_adder PORT MAP (Cin, a(0), b(0), S(0), t1);

FA2: full\_adder PORT MAP (t1, a(1), b(1), s(1), Cout); END;

## 4-bit Ripple adder using std\_logic\_vector

ARCHITECTURE ripple\_4\_arch OF adder\_bits\_4 IS

**COMPONENT full\_adder** 

PORT (x, y, z: IN std\_logic; Sum, Carry: OUT std\_logic); END COMPONENT;

SIGNAL t: std\_logic\_vector(3 downto 1);

BEGIN

FA1: full\_adder PORT MAP (Cin, a(0), b(0), S(0), t(1)); FA2: full\_adder PORT MAP (t(1), a(1), b(1), S(1), t(2)); FA3: full\_adder PORT MAP (t(2), a(2), b(2), S(2), t(3));


FA4: full\_adder PORT MAP (t(3), a(3), b(3), S(3), Cout);

END;


std\_vectors make it easier to replicate structures

: •(


### For-Generate statement: first improvement



### For-Generate statement: second improvement



## N-bit adder using generic



); END;

## For-Generate statement: third improvement

#### ARCHITECTURE ripple\_n\_arch OF adder\_bits\_n IS

#### **COMPONENT** full\_adder

PORT (x, y, z: IN std\_logic; Sum, Carry: OUT std\_logic); END COMPONENT;

#### SIGNAL t: std\_logic\_vector(n downto 0); BEGIN


- t(0) <= Cin; Cout <= t(n);
- FA: for i in 0 to n-1 generate

FA\_i: full\_adder PORT MAP (t(i), a(i), b(i), S(i), t(i+1));

end generate;

END;

# **Stimulus Only Test Bench Architecture**



## **Stimulus Only Test Bench Entity**

#### ENTITY tb\_adder\_4 IS PORT (Sum: std\_logic\_vector(3 downto 0); Cout: std\_logic ); END;

# The output of the testbench will be observe by the digital waveform of the simulator.